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masking costs and adding to the flexibility of the silicon
slices. These 2-layer techniques are already in use for other
custom-designed integrated circuits. Alternatively, single
generalised cells could be interconnected by beam leads on a
silica substrate.
Multipliers have been proposed3"5 which use the cell
shown in Fig. 1 in which the sum output S and carry P are
obtained from the binary sum of the inputs B, AD and C.
full adder
B Fig. 1
Guild6 has proposed a square-rooter, the unit cell of which
is shown in Fig. 2. This cell is, effectively, a subtractor, but
operates by complementing. Although it is only suggested
that this can be used for producing square roots, it is clearly
possible to use such a cell as the basis of a general dividing
array. In Fig. 2, S is the difference output and P is the
borrow out from the summed inputs B, AE + AE and C.
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The proposed generalised cell is shown in Fig. 3. This cell
can be used as a parallel adder/subtractor using comple-
menting for subtraction, and as a cellular full multiplier,
divider and square-rooter. By putting E = 0 the cell acts as
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an adder/multiplier and by putting E = 1 the cell can be used
as a subtractor/divider.
With a typical gated full adder* these generalised cells of
Fig. 3 can be implemented using two invertors and two
2-input NAND gates. The complete cell requires seven con-
nections (plus two power-supply leads), so that a dual cell
could be produced in a standard 16-lead dual-inline package.
The cell represents about 16 NAND gates, so that an array of
100 cells would seem possible as a target for large-scale
integration.
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Indexing terms: Network topology, Trees
An algorithm, based on the T-triangle method, is given for the
generation of all the trees in a nonoriented connected graph.
The efficiency of the algorithm is verified by computer results.
Since topological methods in network analysis require the
determination of all the trees of the network graph,1 the
computation time needed by a topologically based computer
program depends heavily on the efficiency of the tree-finding
subroutine. Many tree-finding methods have been proposed,
as mentioned in References 2 and 3. However, programs
available to the authors indicate that an efficient algorithm is
still to be desired.
Definition: Let the vertices of a graph GQ be numbered from
1 to v. We can define that a T-triangle To of Go is a triangular
array, of which the entry tlt} in row i and column j represents
the set of edges incident to both vertex i +1 and vertex j .
If we let Sfc be the set of edges incident to vertex k, then
tt j is given by
n i = 1,2, ...,v-l
where the symbol f\ denotes the intersection of the sets
Si+l and Sj.
T-transformation: The T-transformation is a process for
transforming a T-triangle To into a new T-triangle T0,r
with respect to column r of To according to the following
steps:
(a) Replace each entry tttJ by f j+i , j , where v— 1 > i 5= r — 1
and r > j ^ 1.
(b) R e p l a c e e a c h e n t r y tltJ b y ti + itJ+l, w h e r e v—l>i^r
a n d v—1 > j > r, a n d s imul taneous ly rep lace each ent ry
tv-i.j by tj,r for j > r.
The following properties of the T-triangle can be derived:
Property 1: The collection of the edges, taking one from each
t The program listing and accompanying documentation are held in the IEE
Program Library, IEE, Savoy Place, London WC2R OBL, England. Copies are
available on application and on payment of a charge. Please quote Program CP 53
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row of a T-triangle at a time, is a complete set of branches of
a tree.
Property 2: Let Tx be a T-triangle obtained from To by
applying the T-transformation and T/ be the T-triangle
obtained by replacing the entry to-ltl of 7\ with the entry
ti, i of To. Then the graphs Go and G/ corresponding to To
and Ti, respectively, are within a 2-isomorphism.
Algorithm:
(i) From the original T-triangle TQ, apply the T-transforma-
tion to obtain a new T-triangle T0,r with respect to each
column r for 2 ^  r < v — 1, provided that
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Program details
(a) Language: FORTRAN IV
{b) Number of variables: 16
(c) Special word-length requirements: none
(d) Number of statements: 387
(ii) Save all the newly generated T-triangles in step 1 except
those in which 2 tkiJ = 0 for any row k.
j
(iii) List all the trees from each T-triangle according to
property 1.
(iv) Repeat steps 1-3 successively on each T-triangle in (ii)
provided that the number of T-transformations per-
formed on any T-triangle with respect to any column r
is not greater than (v — r).
This algorithm has been tested on the IBM 360 computer and
found to be very efficient. The temporary computer storage
is kept at a minimum since the maximum number of T-
triangles in storage at any time is v — i, where v is the number
of vertices of the graph.
Performance guide
(a) Computer used: IBM 360/67—OS system
(b) Core size required: 100 000 bytes
(c) Input medium: punched cards
(d) Output medium: line printer
(e) Work or data files needed: none
(/)Time taken to run submitted problem: 3 s for a problem
with 16 807 trees
(g) Limitations: nonoriented graph with maximum 15
vertices and 300 edges, containing no self-loops
(h) Additional relevant information: user may increase or
decrease the dimensions of variables according to the size
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DELTA MODULATION WITH
SLOPE-OVERLOAD PREDICTION
Indexing terms: Delta modulation, Filtering and prediction theory
An improved delta-modulation system is described which
uses a delay line to obtain information about the 'future'
behaviour of the input signal. Conditions of potential slope
overload are detected before the signal is encoded and the
encoding pattern altered accordingly. Computer simulation
results show that signal/noise ratios can be 3 dB better than
for simple delta modulation.
Delta modulation1- 2 is one way in which analogue signals
may be converted to binary pulses. The pulses carry the
message information corresponding to the slope of the
analogue signal, and at the receiver these pulses are integrated
and filtered to recover the original waveform.
b(t)j n p u t delay line subtracter quantiser
|*-T seconds*)
The part of the system of Fig. 1 inside the broken line is a
simple delta modulator. When the input signal to the sub-
tractor is greater than the voltage on capacitor C the quantiser
gives a positive output. This is clocked to the line by the
bistable and charges C through R. The charging of C will
continue until the voltage across C exceeds the voltage of the
input signal, when the quantiser output becomes zero. Pro-
vided that the clock frequency is sufficiently high, the voltage
across C closely follows the input signal.
The noise associated with delta modulation falls into two
categories: granular noise and slope-overload noise. Granular
noise exists because, at clock instants, the decoded signal can
only exist as multiples of the delta step d volts assuming that the
RC time constant is such that the voltage across C changes




Fig. 1 Overload predictive
delta modulator
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